ih_at91spi1.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. /*
  2. * Copyright (C) 2006 by egnite Software GmbH. All rights reserved.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * 1. Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * 2. Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * 3. Neither the name of the copyright holders nor the names of
  14. * contributors may be used to endorse or promote products derived
  15. * from this software without specific prior written permission.
  16. *
  17. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  18. * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  19. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  20. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  21. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  22. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  23. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  24. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  25. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  26. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
  27. * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  28. * SUCH DAMAGE.
  29. *
  30. * For additional information see http://www.ethernut.de/
  31. *
  32. */
  33. /*
  34. * $Log$
  35. * Revision 1.3 2008/08/11 06:59:11 haraldkipp
  36. * BSD types replaced by stdint types (feature request #1282721).
  37. *
  38. * Revision 1.2 2008/07/26 09:43:01 haraldkipp
  39. * Added support for retrieving and setting the interrupt mode.
  40. *
  41. * Revision 1.1 2006/09/29 12:34:59 haraldkipp
  42. * Basic AT91 SPI support added.
  43. *
  44. */
  45. #include <arch/arm.h>
  46. #include <dev/irqreg.h>
  47. #ifndef NUT_IRQPRI_SPI1
  48. #define NUT_IRQPRI_SPI1 4
  49. #endif
  50. static int SerialPeripheral1IrqCtl(int cmd, void *param);
  51. IRQ_HANDLER sig_SPI1 = {
  52. #ifdef NUT_PERFMON
  53. 0, /* Interrupt counter, ir_count. */
  54. #endif
  55. NULL, /* Passed argument, ir_arg. */
  56. NULL, /* Handler subroutine, ir_handler. */
  57. SerialPeripheral1IrqCtl /* Interrupt control, ir_ctl. */
  58. };
  59. /*!
  60. * \brief Serial peripheral interface 1 interrupt entry.
  61. */
  62. static void SerialPeripheral1IrqEntry(void) NUT_NAKED_FUNC;
  63. void SerialPeripheral1IrqEntry(void)
  64. {
  65. IRQ_ENTRY();
  66. #ifdef NUT_PERFMON
  67. sig_SPI1.ir_count++;
  68. #endif
  69. if (sig_SPI1.ir_handler) {
  70. (sig_SPI1.ir_handler) (sig_SPI1.ir_arg);
  71. }
  72. IRQ_EXIT();
  73. }
  74. /*!
  75. * \brief Serial peripheral interface 1 interrupt control.
  76. *
  77. * \param cmd Control command.
  78. * - NUT_IRQCTL_INIT Initialize and disable interrupt.
  79. * - NUT_IRQCTL_STATUS Query interrupt status.
  80. * - NUT_IRQCTL_ENABLE Enable interrupt.
  81. * - NUT_IRQCTL_DISABLE Disable interrupt.
  82. * - NUT_IRQCTL_GETMODE Query interrupt mode.
  83. * - NUT_IRQCTL_SETMODE Set interrupt mode (NUT_IRQMODE_LEVEL or NUT_IRQMODE_EDGE).
  84. * - NUT_IRQCTL_GETPRIO Query interrupt priority.
  85. * - NUT_IRQCTL_SETPRIO Set interrupt priority.
  86. * - NUT_IRQCTL_GETCOUNT Query and clear interrupt counter.
  87. * \param param Pointer to optional parameter.
  88. *
  89. * \return 0 on success, -1 otherwise.
  90. */
  91. static int SerialPeripheral1IrqCtl(int cmd, void *param)
  92. {
  93. int rc = 0;
  94. unsigned int *ival = (unsigned int *) param;
  95. int_fast8_t enabled = inr(AIC_IMR) & _BV(SPI1_ID);
  96. /* Disable interrupt. */
  97. if (enabled) {
  98. outr(AIC_IDCR, _BV(SPI1_ID));
  99. }
  100. switch (cmd) {
  101. case NUT_IRQCTL_INIT:
  102. /* Set the vector. */
  103. outr(AIC_SVR(SPI1_ID), (unsigned int) SerialPeripheral1IrqEntry);
  104. /* Initialize to edge triggered with defined priority. */
  105. outr(AIC_SMR(SPI1_ID), AIC_SRCTYPE_INT_EDGE_TRIGGERED | NUT_IRQPRI_SPI1);
  106. /* Clear interrupt */
  107. outr(AIC_ICCR, _BV(SPI1_ID));
  108. break;
  109. case NUT_IRQCTL_STATUS:
  110. if (enabled) {
  111. *ival |= 1;
  112. } else {
  113. *ival &= ~1;
  114. }
  115. break;
  116. case NUT_IRQCTL_ENABLE:
  117. enabled = 1;
  118. break;
  119. case NUT_IRQCTL_DISABLE:
  120. enabled = 0;
  121. break;
  122. case NUT_IRQCTL_GETMODE:
  123. {
  124. unsigned int val = inr(AIC_SMR(SPI1_ID)) & AIC_SRCTYPE;
  125. if (val == AIC_SRCTYPE_INT_LEVEL_SENSITIVE || val == AIC_SRCTYPE_EXT_HIGH_LEVEL) {
  126. *ival = NUT_IRQMODE_LEVEL;
  127. } else {
  128. *ival = NUT_IRQMODE_EDGE;
  129. }
  130. }
  131. break;
  132. case NUT_IRQCTL_SETMODE:
  133. if (*ival == NUT_IRQMODE_LEVEL) {
  134. outr(AIC_SMR(SPI1_ID), (inr(AIC_SMR(SPI1_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_LEVEL_SENSITIVE);
  135. } else if (*ival == NUT_IRQMODE_EDGE) {
  136. outr(AIC_SMR(SPI1_ID), (inr(AIC_SMR(SPI1_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_EDGE_TRIGGERED);
  137. } else {
  138. rc = -1;
  139. }
  140. break;
  141. case NUT_IRQCTL_GETPRIO:
  142. *ival = inr(AIC_SMR(SPI1_ID)) & AIC_PRIOR;
  143. break;
  144. case NUT_IRQCTL_SETPRIO:
  145. outr(AIC_SMR(SPI1_ID), (inr(AIC_SMR(SPI1_ID)) & ~AIC_PRIOR) | *ival);
  146. break;
  147. #ifdef NUT_PERFMON
  148. case NUT_IRQCTL_GETCOUNT:
  149. *ival = (unsigned int) sig_SPI1.ir_count;
  150. sig_SPI1.ir_count = 0;
  151. break;
  152. #endif
  153. default:
  154. rc = -1;
  155. break;
  156. }
  157. /* Enable interrupt. */
  158. if (enabled) {
  159. outr(AIC_IECR, _BV(SPI1_ID));
  160. }
  161. return rc;
  162. }