ih_usart0_udre.c 4.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /*
  2. * Copyright (C) 2001-2005 by egnite Software GmbH. All rights reserved.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * 1. Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * 2. Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * 3. Neither the name of the copyright holders nor the names of
  14. * contributors may be used to endorse or promote products derived
  15. * from this software without specific prior written permission.
  16. *
  17. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  18. * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  19. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  20. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  21. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  22. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  23. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  24. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  25. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  26. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
  27. * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  28. * SUCH DAMAGE.
  29. *
  30. * For additional information see http://www.ethernut.de/
  31. *
  32. */
  33. /*!
  34. * \file arch/avr/dev/ih_usart0_udre.c
  35. * \brief USART0 data register empty interrupt.
  36. *
  37. * \verbatim
  38. * $Id: ih_usart0_udre.c 4706 2012-10-06 17:42:01Z haraldkipp $
  39. * \endverbatim
  40. */
  41. #include <dev/irqreg.h>
  42. /*!
  43. * \addtogroup xgIrqReg
  44. */
  45. /*@{*/
  46. static int AvrUart0TxDataIrqCtl(int cmd, void *param);
  47. IRQ_HANDLER sig_UART0_DATA = {
  48. #ifdef NUT_PERFMON
  49. 0, /* Interrupt counter, ir_count. */
  50. #endif
  51. NULL, /* Passed argument, ir_arg. */
  52. NULL, /* Handler subroutine, ir_handler. */
  53. AvrUart0TxDataIrqCtl /* Interrupt control, ir_ctl. */
  54. };
  55. /*!
  56. * \brief USART0 data register empty interrupt control.
  57. *
  58. * \param cmd Control command.
  59. * - NUT_IRQCTL_INIT Initialize and disable interrupt.
  60. * - NUT_IRQCTL_CLEAR Clear interrupt.
  61. * - NUT_IRQCTL_STATUS Query interrupt status.
  62. * - NUT_IRQCTL_ENABLE Enable interrupt.
  63. * - NUT_IRQCTL_DISABLE Disable interrupt.
  64. * - NUT_IRQCTL_GETPRIO Query interrupt priority.
  65. * - NUT_IRQCTL_GETCOUNT Query and clear interrupt counter.
  66. * \param param Pointer to optional parameter.
  67. *
  68. * \return 0 on success, -1 otherwise.
  69. */
  70. static int AvrUart0TxDataIrqCtl(int cmd, void *param)
  71. {
  72. int rc = 0;
  73. unsigned int *ival = (unsigned int *) param;
  74. int_fast8_t enabled = bit_is_set(UCR, UDRIE);
  75. /* Disable interrupt. */
  76. cbi(UCR, UDRIE);
  77. switch (cmd) {
  78. case NUT_IRQCTL_INIT:
  79. enabled = 0;
  80. break;
  81. case NUT_IRQCTL_STATUS:
  82. if (bit_is_set(USR, UDRE)) {
  83. *ival = 1;
  84. } else {
  85. *ival = 0;
  86. }
  87. if (enabled) {
  88. *ival |= 0x80;
  89. }
  90. break;
  91. case NUT_IRQCTL_ENABLE:
  92. enabled = 1;
  93. break;
  94. case NUT_IRQCTL_DISABLE:
  95. enabled = 0;
  96. break;
  97. case NUT_IRQCTL_GETPRIO:
  98. *ival = 16;
  99. break;
  100. #ifdef NUT_PERFMON
  101. case NUT_IRQCTL_GETCOUNT:
  102. *ival = (unsigned int) sig_UART0_DATA.ir_count;
  103. sig_UART0_DATA.ir_count = 0;
  104. break;
  105. #endif
  106. default:
  107. rc = -1;
  108. break;
  109. }
  110. /* Enable interrupt. */
  111. if (enabled) {
  112. sbi(UCR, UDRIE);
  113. }
  114. return rc;
  115. }
  116. /* avr-libc names the vector as in the datasheets. As Atmel naming is
  117. * inconsistant, so is the avr-libc naming.
  118. * Equalize!
  119. */
  120. #if !defined(USART0_UDRE_vect) && defined(UART0_UDRE_vect)
  121. #define USART0_UDRE_vect UART0_UDRE_vect
  122. #elif !defined(USART0_UDRE_vect) && defined(UART_UDRE_vect)
  123. #define USART0_UDRE_vect UART_UDRE_vect
  124. #endif
  125. /*! \fn sig_UART0_DATA(void)
  126. * \brief Uart0 data register empty interrupt entry.
  127. */
  128. #ifdef __IMAGECRAFT__
  129. #if defined(iv_USART0_UDRE)
  130. #pragma interrupt_handler USART0_UDRE_vect:iv_USART0_UDRE
  131. #else
  132. #pragma interrupt_handler USART0_UDRE_vect:iv_UART_UDRE
  133. #endif
  134. #endif
  135. NUTSIGNAL(USART0_UDRE_vect, sig_UART0_DATA)
  136. /*@}*/