ih_usart1_rx.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /*
  2. * Copyright (C) 2001-2005 by egnite Software GmbH. All rights reserved.
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * 1. Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * 2. Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * 3. Neither the name of the copyright holders nor the names of
  14. * contributors may be used to endorse or promote products derived
  15. * from this software without specific prior written permission.
  16. *
  17. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  18. * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  19. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  20. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  21. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  22. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  23. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  24. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  25. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  26. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
  27. * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  28. * SUCH DAMAGE.
  29. *
  30. * For additional information see http://www.ethernut.de/
  31. *
  32. */
  33. /*!
  34. * \file arch/avr/dev/ih_usart1_rx.c
  35. * \brief USART1 receive complete interrupt.
  36. *
  37. * \verbatim
  38. * $Id: ih_usart1_rx.c 4937 2013-01-22 11:38:42Z haraldkipp $
  39. * \endverbatim
  40. */
  41. #include <dev/irqreg.h>
  42. /*!
  43. * \addtogroup xgIrqReg
  44. */
  45. /*@{*/
  46. /* avr-libc names the vector as in the datasheets. As Atmel naming is
  47. * inconsistant, so is the avr-libc naming.
  48. * Equalize!
  49. */
  50. #if !defined(USART1_RX_vect) && defined(UART1_RX_vect)
  51. #define USART1_RX_vect UART1_RX_vect
  52. #endif
  53. #if defined(USART1_RX_vect) || defined(iv_USART1_RX)
  54. static int AvrUart1RxIrqCtl(int cmd, void *param);
  55. IRQ_HANDLER sig_UART1_RECV = {
  56. #ifdef NUT_PERFMON
  57. 0, /* Interrupt counter, ir_count. */
  58. #endif
  59. NULL, /* Passed argument, ir_arg. */
  60. NULL, /* Handler subroutine, ir_handler. */
  61. AvrUart1RxIrqCtl /* Interrupt control, ir_ctl. */
  62. };
  63. /*!
  64. * \brief USART1 receive complete interrupt control.
  65. *
  66. * \param cmd Control command.
  67. * - NUT_IRQCTL_INIT Initialize and disable interrupt.
  68. * - NUT_IRQCTL_CLEAR Clear interrupt.
  69. * - NUT_IRQCTL_STATUS Query interrupt status.
  70. * - NUT_IRQCTL_ENABLE Enable interrupt.
  71. * - NUT_IRQCTL_DISABLE Disable interrupt.
  72. * - NUT_IRQCTL_GETPRIO Query interrupt priority.
  73. * - NUT_IRQCTL_GETCOUNT Query and clear interrupt counter.
  74. * \param param Pointer to optional parameter.
  75. *
  76. * \return 0 on success, -1 otherwise.
  77. */
  78. static int AvrUart1RxIrqCtl(int cmd, void *param)
  79. {
  80. int rc = 0;
  81. unsigned int *ival = (unsigned int *) param;
  82. int_fast8_t enabled = bit_is_set(UCSR1B, RXCIE1);
  83. /* Disable interrupt. */
  84. cbi(UCSR1B, RXCIE1);
  85. switch (cmd) {
  86. case NUT_IRQCTL_INIT:
  87. enabled = 0;
  88. case NUT_IRQCTL_CLEAR:
  89. /* Clear any pending interrupt. */
  90. inb(UDR1);
  91. inb(UDR1);
  92. break;
  93. case NUT_IRQCTL_STATUS:
  94. if (bit_is_set(UCSR1A, RXC1)) {
  95. *ival = 1;
  96. } else {
  97. *ival = 0;
  98. }
  99. if (enabled) {
  100. *ival |= 0x80;
  101. }
  102. break;
  103. case NUT_IRQCTL_ENABLE:
  104. enabled = 1;
  105. break;
  106. case NUT_IRQCTL_DISABLE:
  107. enabled = 0;
  108. break;
  109. case NUT_IRQCTL_GETPRIO:
  110. *ival = 16;
  111. break;
  112. #ifdef NUT_PERFMON
  113. case NUT_IRQCTL_GETCOUNT:
  114. *ival = (unsigned int) sig_UART1_RECV.ir_count;
  115. sig_UART1_RECV.ir_count = 0;
  116. break;
  117. #endif
  118. default:
  119. rc = -1;
  120. break;
  121. }
  122. /* Enable interrupt. */
  123. if (enabled) {
  124. sbi(UCSR1B, RXCIE1);
  125. }
  126. return rc;
  127. }
  128. /*! \fn sig_UART1_RECV(void)
  129. * \brief Uart0 receive complete interrupt entry.
  130. */
  131. #ifdef __IMAGECRAFT__
  132. #pragma interrupt_handler USART1_RX_vect:iv_USART1_RX
  133. #endif
  134. NUTSIGNAL(USART1_RX_vect, sig_UART1_RECV)
  135. #endif
  136. /*@}*/