ih_uart2.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151
  1. /*!
  2. * Copyright (C) 2001-2010 by egnite Software GmbH
  3. *
  4. * All rights reserved.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions
  8. * are met:
  9. *
  10. * 1. Redistributions of source code must retain the above copyright
  11. * notice, this list of conditions and the following disclaimer.
  12. * 2. Redistributions in binary form must reproduce the above copyright
  13. * notice, this list of conditions and the following disclaimer in the
  14. * documentation and/or other materials provided with the distribution.
  15. * 3. Neither the name of the copyright holders nor the names of
  16. * contributors may be used to endorse or promote products derived
  17. * from this software without specific prior written permission.
  18. *
  19. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  20. * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  21. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  22. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  23. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  24. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  25. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  26. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  27. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
  29. * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  30. * SUCH DAMAGE.
  31. *
  32. * For additional information see http://www.ethernut.de/
  33. */
  34. /*
  35. * $Log: ih_uart2.c,v $
  36. *
  37. */
  38. #include <arch/avr32.h>
  39. #include <dev/irqreg.h>
  40. #include <avr32/io.h>
  41. #include <arch/avr32/ihndlr.h>
  42. #ifdef AVR32_USART2_IRQ
  43. #ifndef NUT_IRQPRI_UART2
  44. #define NUT_IRQPRI_UART2 AVR32_INTC_INT3
  45. #endif
  46. static int Uart2IrqCtl(int cmd, void *param);
  47. IRQ_HANDLER sig_UART2 = {
  48. #ifdef NUT_PERFMON
  49. 0, /* Interrupt counter, ir_count. */
  50. #endif
  51. NULL, /* Passed argument, ir_arg. */
  52. NULL, /* Handler subroutine, ir_handler. */
  53. Uart2IrqCtl /* Interrupt control, ir_ctl. */
  54. };
  55. /*!
  56. * \brief UART 1 interrupt entry.
  57. */
  58. SIGNAL(Uart2IrqEntry)
  59. {
  60. IRQ_ENTRY();
  61. #ifdef NUT_PERFMON
  62. sig_UART2.ir_count++;
  63. #endif
  64. if (sig_UART2.ir_handler) {
  65. (sig_UART2.ir_handler) (sig_UART2.ir_arg);
  66. }
  67. IRQ_EXIT();
  68. }
  69. /*!
  70. * \brief UART 1 interrupt control.
  71. *
  72. * \param cmd Control command.
  73. * - NUT_IRQCTL_INIT Initialize and disable interrupt.
  74. * - NUT_IRQCTL_STATUS Query interrupt status.
  75. * - NUT_IRQCTL_ENABLE Enable interrupt.
  76. * - NUT_IRQCTL_DISABLE Disable interrupt.
  77. * - NUT_IRQCTL_GETPRIO Query interrupt priority.
  78. * - NUT_IRQCTL_GETCOUNT Query and clear interrupt counter.
  79. * \param param Pointer to optional parameter.
  80. *
  81. * \return 0 on success, -1 otherwise.
  82. */
  83. static int Uart2IrqCtl(int cmd, void *param)
  84. {
  85. int rc = 0;
  86. unsigned int *ival = (unsigned int *) param;
  87. ureg_t imr = AVR32_USART2.imr;
  88. static ureg_t enabledIMR = 0;
  89. int_fast8_t enabled = imr;
  90. /* Disable interrupt. */
  91. if (enabled) {
  92. AVR32_USART2.idr = 0xFFFFFFFF;
  93. AVR32_USART2.csr;
  94. enabledIMR = imr;
  95. }
  96. switch (cmd) {
  97. case NUT_IRQCTL_INIT:
  98. /* Set the vector. */
  99. register_interrupt(Uart2IrqEntry, AVR32_USART2_IRQ, NUT_IRQPRI_UART2);
  100. break;
  101. case NUT_IRQCTL_STATUS:
  102. if (enabled) {
  103. *ival |= 1;
  104. } else {
  105. *ival &= ~1;
  106. }
  107. break;
  108. case NUT_IRQCTL_ENABLE:
  109. enabled = 1;
  110. if (*ival)
  111. imr = *ival;
  112. break;
  113. case NUT_IRQCTL_DISABLE:
  114. enabled = 0;
  115. break;
  116. case NUT_IRQCTL_GETPRIO:
  117. *ival = NUT_IRQPRI_UART2;
  118. break;
  119. #ifdef NUT_PERFMON
  120. case NUT_IRQCTL_GETCOUNT:
  121. *ival = (unsigned int) sig_UART2.ir_count;
  122. sig_UART2.ir_count = 0;
  123. break;
  124. #endif
  125. default:
  126. rc = -1;
  127. break;
  128. }
  129. /* Enable interrupt. */
  130. if (enabled) {
  131. AVR32_USART2.ier = enabledIMR;
  132. AVR32_USART2.csr;
  133. }
  134. return rc;
  135. }
  136. #endif // AVR32_USART2_IRQ