| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253 |
- #ifndef _INCLUDE_CFG_ARCH_AVRPIO_H_
- #define _INCLUDE_CFG_ARCH_AVRPIO_H_
- /*
- * Do not edit! Automatically generated on Thu Feb 4 13:47:09 2016
- */
- #ifndef LANC111_SIGNAL_IRQ
- #define LANC111_SIGNAL_IRQ INT5
- #endif
- #ifndef RTL_BASE_ADDR
- #define RTL_BASE_ADDR 0xC300
- #endif
- #ifndef RTL_SIGNAL_IRQ
- #define RTL_SIGNAL_IRQ INT5
- #endif
- #ifndef RTL_EESK_BIT
- #define RTL_EESK_BIT 5
- #endif
- #ifndef RTL_EESK_AVRPORT
- #define RTL_EESK_AVRPORT AVRPORTC
- #endif
- #ifndef RTL_EEDO_BIT
- #define RTL_EEDO_BIT 6
- #endif
- #ifndef RTL_EEDO_AVRPORT
- #define RTL_EEDO_AVRPORT AVRPORTC
- #endif
- #ifndef RTL_EEMU_BIT
- #define RTL_EEMU_BIT 7
- #endif
- #ifndef RTL_EEMU_AVRPORT
- #define RTL_EEMU_AVRPORT AVRPORTC
- #endif
- #ifndef LCD_ROWS
- #define LCD_ROWS 2
- #endif
- #ifndef LCD_COLS
- #define LCD_COLS 16
- #endif
- #endif
|