memory.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. #ifndef _INCLUDE_CFG_MEMORY_H_
  2. #define _INCLUDE_CFG_MEMORY_H_
  3. /*
  4. * Do not edit! Automatically generated on Thu Feb 4 13:47:09 2016
  5. */
  6. #ifndef ARTHERCPLDSTART
  7. #define ARTHERCPLDSTART 0x1100
  8. #endif
  9. #ifndef ARTHERCPLDSPI
  10. #define ARTHERCPLDSPI 0x1200
  11. #endif
  12. #ifndef NUTMEM_SIZE
  13. #define NUTMEM_SIZE 8192
  14. #endif
  15. #ifndef NUTMEM_START
  16. #define NUTMEM_START 0x200
  17. #endif
  18. #ifndef NUTMEM_RESERVED
  19. #define NUTMEM_RESERVED 64
  20. #endif
  21. #ifndef NUTXMEM_SIZE
  22. #define NUTXMEM_SIZE 24064
  23. #endif
  24. #ifndef NUTXMEM_START
  25. #define NUTXMEM_START 0x2200
  26. #endif
  27. #ifndef NUTBANK_COUNT
  28. #define NUTBANK_COUNT 30
  29. #endif
  30. #ifndef NUTBANK_START
  31. #define NUTBANK_START 0x8000
  32. #endif
  33. #ifndef NUTBANK_SIZE
  34. #define NUTBANK_SIZE 0x4000
  35. #endif
  36. #ifndef NUTBANK_SR
  37. #define NUTBANK_SR 0xFFFF
  38. #endif
  39. #ifndef SPI_RATE_AT45D0
  40. #define SPI_RATE_AT45D0 33000000
  41. #endif
  42. #ifndef SPI_MODE_AT45D0
  43. #define SPI_MODE_AT45D0 SPI_MODE_3
  44. #endif
  45. #ifndef SPI_RATE_AT45D1
  46. #define SPI_RATE_AT45D1 33000000
  47. #endif
  48. #ifndef SPI_RATE_AT45D2
  49. #define SPI_RATE_AT45D2 33000000
  50. #endif
  51. #ifndef SPI_RATE_AT45D3
  52. #define SPI_RATE_AT45D3 33000000
  53. #endif
  54. #ifndef AT45_WRITE_POLLS
  55. #define AT45_WRITE_POLLS 1000
  56. #endif
  57. #ifndef FLASH_CHIP_BASE
  58. #define FLASH_CHIP_BASE 0x10000000
  59. #endif
  60. #ifndef FLASH_ERASE_WAIT
  61. #define FLASH_ERASE_WAIT 3000
  62. #endif
  63. #ifndef FLASH_CHIP_ERASE_WAIT
  64. #define FLASH_CHIP_ERASE_WAIT 50000
  65. #endif
  66. #ifndef FLASH_WRITE_POLLS
  67. #define FLASH_WRITE_POLLS 1000
  68. #endif
  69. #endif