ih_mcf5225x_common.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103
  1. /*
  2. * Copyright 2012 by Embedded Technologies s.r.o
  3. *
  4. * Redistribution and use in source and binary forms, with or without
  5. * modification, are permitted provided that the following conditions
  6. * are met:
  7. *
  8. * 1. Redistributions of source code must retain the above copyright
  9. * notice, this list of conditions and the following disclaimer.
  10. * 2. Redistributions in binary form must reproduce the above copyright
  11. * notice, this list of conditions and the following disclaimer in the
  12. * documentation and/or other materials provided with the distribution.
  13. * 3. Neither the name of the copyright holders nor the names of
  14. * contributors may be used to endorse or promote products derived
  15. * from this software without specific prior written permission.
  16. *
  17. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  18. * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  19. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  20. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  21. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  22. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  23. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
  24. * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
  25. * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  26. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
  27. * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  28. * SUCH DAMAGE.
  29. *
  30. * For additional information see http://www.ethernut.de/
  31. */
  32. #include <dev/irqreg.h>
  33. #include <sys/atom.h>
  34. /*!
  35. * \brief Common interrupt control.
  36. *
  37. * \param cmd Control command.
  38. * - NUT_IRQCTL_INIT Initialize and disable interrupt.
  39. * - NUT_IRQCTL_STATUS Query interrupt status.
  40. * - NUT_IRQCTL_ENABLE Enable interrupt.
  41. * - NUT_IRQCTL_DISABLE Disable interrupt.
  42. * - NUT_IRQCTL_GETCOUNT Query and clear interrupt counter.
  43. * \param param Pointer to optional parameter.
  44. *
  45. * \return 0 on success, -1 otherwise.
  46. */
  47. int IrqCtlCommon(IRQ_HANDLER *sig_handler, int cmd, void *param, volatile uint32_t *reg_imr, volatile uint8_t *reg_icr,
  48. uint32_t imr_mask, uint8_t ipl)
  49. {
  50. int rc = 0;
  51. unsigned int *ival = (unsigned int *) param;
  52. uint16_t enabled = *reg_imr & imr_mask;
  53. /*
  54. * Disable interrupt.
  55. */
  56. if (enabled) {
  57. PREVENT_SPURIOUS_INTERRUPT(*reg_imr |= imr_mask);
  58. }
  59. /*
  60. * Process command.
  61. */
  62. switch (cmd) {
  63. case NUT_IRQCTL_INIT:
  64. *reg_icr = ipl; /* Configure interrupt level and priority */
  65. enabled = 0; /* Make sure the interrupt is disabled */
  66. break;
  67. case NUT_IRQCTL_STATUS:
  68. if (enabled) {
  69. *ival |= 1;
  70. } else {
  71. *ival &= ~1;
  72. }
  73. break;
  74. case NUT_IRQCTL_ENABLE:
  75. enabled = 1;
  76. break;
  77. case NUT_IRQCTL_DISABLE:
  78. enabled = 0;
  79. break;
  80. #ifdef NUT_PERFMON
  81. case NUT_IRQCTL_GETCOUNT:
  82. *ival = (unsigned int)sig_handler->ir_count;
  83. sig_handler->ir_count = 0;
  84. break;
  85. #endif
  86. default:
  87. rc = -1;
  88. break;
  89. }
  90. /*
  91. * Enable interrupt.
  92. */
  93. if (enabled) {
  94. PREVENT_SPURIOUS_INTERRUPT(*reg_imr &= ~imr_mask);
  95. }
  96. return rc;
  97. }